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We investigated the gate control of a two-dimensional electron gas (2DEG) confined to InSb quantum 
wells with an Al2O3 gate dielectric formed by atomic layer deposition on a surface layer of Al0.1In0.9Sb or 
InSb. The wider bandgap of Al0.1In0.9Sb compared to InSb resulted in a linear, sharp, and non-hysteretic 
response of the 2DEG density to gate bias in the structure with an Al0.1In0.9Sb surface layer. In contrast, a 
nonlinear, slow, and hysteretic (nonvolatile-memory-like) response was observed in the structure with an 
InSb surface layer. The 2DEG with the Al0.1In0.9Sb surface layer was completely depleted by application 
of a small gate voltage (~ -0.9 V). 
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A split-gate technique is now widely used for the fabrication of semiconductor nanostructures (e.g., 
quantum point contacts and quantum dots): a negative bias on surface gates locally depletes the underlying 
two-dimensional electron gas (2DEG) confined to a quantum well (QW), leaving electrons only in a 
desired region surrounded by gate areas. This technique has already been applied to most semiconductors 
(Si, GaAs, InAs, InGaAs, etc.), but not to the typical narrow-gap semiconductor InSb even though InSb is 
particularly appealing for spintronics applications (spin field-effect transistors,1-3 heat-driven spin devices,4 
electron or nuclear-spin-based quantum bits,5,6 etc.) and for the detection of signatures of majorana 
Fermions due to strong spin-orbit coupling and giant g-factor.7 Because the relatively low barrier height of 
a Schottky contact to (Al)InSb produces high current leakage,8,9 top gating with gate dielectrics10 becomes 
an attractive alternative for surface-gate fabrication of InSb QWs. However, several studies have 
highlighted difficulties in growing high quality gate dielectrics on (Al)InSb and in forming a good 
interface between the  dielectric and (Al)InSb layers.3,8   
More recently, we have grown a high quality Al2O3 gate dielectric on an InSb QW structure with an 
InSb surface layer (hereafter referred to as “sample 1”) using atomic layer deposition (ALD).11 The Fermi 
level of this sample is tuned almost entirely across the band gap of InSb via gate bias. The good interface 
between the Al2O3 and InSb layers makes this possible, and allows us to study the importance of the layer 
sequence in gate controllability. However, the 2DEG in such a QW cannot be fully depleted because hole 
accumulation at the InSb surface layer screens the gate electric field. Based on a self-consistent 
Schrödinger-Poisson (SP) simulation, we predicted that the 2DEG would be depleted in an InSb QW with 
a wider-band-gap AlxIn1-xSb surface layer that is expected to prevent the hole accumulation.11 In this letter, 
we show experimental evidence that the 2DEG in an InSb QW with an Al0.1In0.9Sb surface layer (sample 
2) is completely depleted. Particularly noteworthy is that the Al0.1In0.9Sb layer also has the advantages of 
suppressing a parallel conduction channel and of keeping a relatively low interface trap density in the 
depletion process as revealed by our modified SP simulation. The success in gate depletion of the 2DEG 
enables the application of the split-gate technique to InSb QWs, which has significant implications for 
realizing InSb-based spintronics.   
The layer structure of sample 2, shown on the bottom axis of Fig. 1(a), is the same as that of sample 1 
except for the absence of an InSb cap layer and for a shorter distance between the second silicon (Si) δ-
doped layer and the QW (15 nm for sample 1 and 10 nm for sample 2). After a Hall bar mesa (80 μm ×30 
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μm) was defined by photolithography, a 40-nm-thick Al2O3 layer was deposited using ALD at 130°C 
without any surface treatment12 (details of the ALD growth and the epitaxial layer structure are described 
in Ref. 11). The lower panel of Fig. 1 shows atomic force microscopy (AFM) images of ALD-Al2O3 
grown on the InSb (sample 1) and Al0.1In0.9Sb (sample 2) surface layers with a root-mean-square (rms) 
roughness of 0.57 nm and 0.33 nm, respectively, suggesting a smooth and dense insulator film for both 
samples. Indium was then evaporated for the Ohmic contacts and the top gate. We note that the following 
results were also obtained for a sample with Al2O3 grown by ALD at 150°C. All experiments and 
simulations in this work were carried out at a temperature of 2 K unless noted otherwise. A standard AC 
lock-in technique (13.3 Hz; 35 nA) was used for both Hall and magnetoresistance (MR) measurements.   
Figure 1(a) shows the energy band diagram (up to 85 nm in depth) of sample 2 at zero gate bias (Vg) 
calculated from the SP simulation with a Schottky barrier model.11,13 In this SP simulation, a unique fitting 
parameter is the Schottky barrier height ϕB that is determined by properties of the semiconductor surface 
and interface states. The energy difference between the conduction band (CB) minimum Ec at zero depth 
and the Fermi energy EF (set at 0 eV) corresponds to ϕB, which can be adjusted manually for agreement 
between the simulated and the measured 2DEG density ns. For instance, ϕB = 0.14 eV in Fig. 1(a) gives ns 
= 3.32×1015 m-2, consistent with the Hall measurement result at Vg = 0. It is also seen that such a ϕB locates 
the CB discontinuity at the Al0.1In0.9Sb/Al0.2In0.8Sb interface a little above EF, thus preventing the 
formation of a parallel conduction channel at the discontinuity.11 This is evidenced by the zero-bias MR 
plot in the upper inset to Fig. 1(b): the MR property is similar to that of a single 2DEG except for the 
presence of non-zero longitudinal resistance Rxx under the Hall (Rxy) plateau, indicating that the parallel 
channel is strongly suppressed. Note that the parallel channel emerges at a small Vg ~ 0.05 V (data not 
shown) because the positive bias will lower the CB discontinuity below EF. More importantly, the 
relatively wide band gap (~ 0.42 eV)14 of Al0.1In0.9Sb in sample 2 keeps the valence band (VB) maximum 
Ev at zero depth far from EF as shown in Fig. 1(a), which avoids hole accumulation at the surface under 
negative bias11 and thereby enables complete depletion of the 2DEG. Fig. 1(b) shows the Vg dependence of 
ns and the mobility (μ) of sample 2, obtained from Hall and resistivity measurements. Apparently, both ns 
and μ decrease with increasing |Vg|. The data at Vg = -0.6 V gives Rxx ~ 23 kΩ at zero magnetic field (see 
also the MR curve in Fig. 1(b), lower inset). A further increase of |Vg | greatly enhances Rxx and thus 
invalidates the Hall measurement, as expected when both ns and μ become sufficiently small. The 
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intersection of the ns-Vg plot with the horizontal axis at ns = 0 in Fig. 1(b) allows us to estimate a pinch-off 
voltage of Vp ~ -0.9 V for complete depletion of the 2DEG. We should mention that |Vp| is much smaller 
than a threshold voltage of 4 V for current leakage through the ALD-grown Al2O3 in this sample. Thus, 
gate depletion of the InSb 2DEG has been demonstrated in sample 2.  
Besides its role in gate depletion of the InSb 2DEG discussed above, the Al0.1In0.9Sb surface layer is 
also found to form a good interface with the ALD-grown Al2O3 layer. For comparison, the ns-Vg plots of 
sample 1 and sample 2 are shown in Fig. 2(a). It is clear that the change of ns in response to Vg is different 
for the two samples. Firstly, ns of sample 1 decreases slowly and nonlinearly with increasing |Vg| and 
finally tends to saturate, while that of sample 2 decreases rapidly and almost linearly with increasing |Vg|, 
resulting in a large slope of dns/dVg = 3.9×1015 m-2V-1. Secondly, a notable hysteresis is observed in sample 
1 but only a very small one appears in sample 2. We applied both an equivalent capacitance model and a 
SP simulation to explain these differences. The inset to Fig. 2(a) depicts an equivalent capacitance circuit 
for sample 2, where Cox and Csc are the capacitance per unit area of the Al2O3 and semiconductor layers 
above the QW, respectively, and ܥ୧୲ ൌ ݁ଶܦ୧୲ (e is the electron charge and Dit is the interface trap density) 
is the capacitance associated with the interface traps15 and  ܥଶD ൌ ݁ଶ݉כ݉௘/ߨ԰ଶ  (m*~0.0135 is the 
effective mass of InSb, me is the electron mass, and ħ is Planck’s constant divided by 2π) is the quantum 
capacitance16 of the InSb 2DEG. In the ideal case of Cit = 0, the ns-Vg dependence is given by ens = CtotVg 
(Ctot is the total capacitance of Cox, Csc and C2D), as indicated by a dashed line in Fig. 2(a). The slope 
dns/dVg ~ 5.5×1015 m-2V-1 of this line is close to that of sample 2, indicating a good interface between the 
ALD-grown Al2O3 and the Al0.1In0.9Sb layer. In the case of Cit ≠ 0, d݊ୱ/d ୥ܸ  ൌ ሾ1 ൅ ܥ୧୲ሺܥୱୡ ൅
ܥଶDሻ/ሺܥୱୡܥଶDሻሿିଵܥ୲୭୲ᇱ /݁  (ܥ୲୭୲ᇱ  is the total capacitance of Cox, Csc, Cit and C2D) is deduced from the 
equivalent circuit and used to fit our data, giving a relatively low Dit = 1.05×1016 m-2eV-1. However, this 
capacitance model is only appropriate for the data analysis at -1.6V ≤ Vg ≤ -1.2V in sample 1 because it is 
difficult to account for the effects of the parallel conduction channel at Vg > -1.2V and hole accumulation 
at Vg < -1.6V (see below) in the equivalent circuit. The value of dns/dVg = 6×1014 m-2V-1 at -1.6V ≤ Vg ≤ -
1.2V (downward sweep) yields a high Dit = 1.7×1017 m-2eV-1. Although Dit of the two samples is quite 
different, care should be taken in concluding that the interface of Al2O3/Al0.1In0.9Sb is better than that of 
Al2O3/InSb because Dit is energy dependent, as discussed below.  
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Fig. 2(b) shows the Vg dependence of EF obtained from the SP simulation. Since EF is fixed at 0 eV in 
the simulation, the modification of EF is reflected in the movement of Ev relative to EF. The energy 
difference EF-Ev is calculated by Eg-Ec, where Eg is the band gap of the semiconductor surface layer and Ec 
is determined in the same way as ϕB. It is shown in Fig. 2(b) that EF in sample 2 is readily tuned by a small 
bias, indicating a very weak pinning of EF. Because our SP simulation is invalid in the presence of a 
parallel channel or hole accumulation, there are only two data points for sample 1. The data point at Vg = -
1.6V suggests that Ev touches the Fermi level. As |Vg| is further increased, holes accumulate at the 
semiconductor surface and screen the external electric field, which accounts for the saturation of ns in Fig. 
2(a). On the other hand, EF-Ev of sample 2 at Vp = -0.9V (solid symbol) is greater than zero, indicating that 
ns continues to decrease with increasing |Vg| until depletion. In order to analyze the interface trap states, we 
extend the SP simulation to include a model of metal-oxide-semiconductor (MOS) structures. In this 
modified SP simulation, the Vg applied to the metal causes voltage drops across the oxide layer and at the 
semiconductor surface. The voltage |Vox| across the oxide is equal to |Vg|-Ec/e, neglecting any work-
function difference and interfacial layer thickness. The Gauss law then gives Qit =ε0εoxEox-ε0εscEsc (electric 
field Eox= Vox/dox with Al2O3 thickness dox = 40 nm, electric field Esc at the semiconductor surface obtained 
from the SP simulation). Based on the equation dQit/d(EF-Ev) =-eDit,15 we obtain the energy dependent Dit 
of the two samples shown in the inset to Fig. 2(b). We see that Dit around the midgap (0.21 eV) of 
Al0.1In0.9Sb in sample 2 is about 1×1016 m-2eV-1, consistent with the result of the capacitance model. It is 
clear that a low Dit is kept in the depletion process, accounting for a low-voltage gate operation. Because 
Dit around the midgap (0.118 eV) of InSb in sample 1 cannot be calculated due to the presence of a parallel 
channel, we cannot compare the interfacial properties of the two samples. Nevertheless, the data point 
indicating Dit ~1.6×1017 m-2eV-1 near the valence band of sample 1 agrees with the capacitance model 
calculation.  
We now discuss the density hysteresis observed in sample 1. This hysteresis is found to behave like a 
nonvolatile memory, as shown in Fig. 3: it depends on the sweep direction and range of Vg but is nearly 
independent of the sweep rate, which is different from the observations in InAs/AlGaSb17 or 
HgTe/HgCdTe18 QWs. Such a hysteretic behaviour is reminiscent of the capacitance-voltage (C-V) 
characteristic of nonvolatile Al2O3 memory devices, where charge traps in a nonstoichiometric Al2O3 layer 
dominate the memory effect.19 Here we also assign charge traps in the Al2O3 layer to account for our 
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hysteresis. As is shown in Fig. 3, the hysteresis becomes more prominent at more negative bias, where Dit 
is large and holes accumulate at the semiconductor surface layer as discussed above. We expect that the 
oxygen vacancies in the Al2O3 layer with charge-state switching levels20 near the bandgap of InSb might 
act as charge traps: the fully ionized oxygen vacancies trap (detrap) electrons (holes) in the downward 
sweep of Vg and the neutral ones detrap (trap) electrons (holes) in the upward sweep of Vg via a tunnelling 
process. The stored charge Qtr in the oxide, proportional to Dit, the hole density Qh and the oxygen vacancy 
density, induces a voltage drop that determines the hysteresis width. A large change in Vg leads to a large 
change in Qh and Dit, accordingly resulting in a large hysteresis. Note that such a hysteresis can be 
observed up to 100 K. 
In conclusion, we have demonstrated gate depletion of the 2DEG in InSb QWs with an Al0.1In0.9Sb 
surface layer. This surface layer forms an excellent interface with an Al2O3 gate dielectric layer grown by 
ALD at low temperature (130°C) in the absence of any surface treatment, leading to excellent gate 
performance characterized by low-voltage operation and negligible hysteresis. Following this development, 
the design and fabrication of split-gate-defined InSb quantum point contacts are now in progress.  
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FIG. 1. (Color online) (a) Band profile of sample 2 vs. depth along the growth direction at zero bias 
calculated from a self-consistent Schrödinger-Poisson simulation. The Fermi energy EF is fixed at 0 eV, 
and Ec and Ev denote the conduction-band minimum and the valence-band maximum, respectively. The Si 
δ-doped regions in the AlxIn1-xSb layers (see bottom axis) are indicated by vertical arrows. (b) Electron 
density ns and mobility μ of the InSb 2DEG as a function of gate bias Vg for sample 2. The dash-dotted line 
points to the pinch-off voltage Vp. Insets show the magnetic-field (B) dependent longitudinal resistance Rxx 
and Hall resistance Rxy at Vg = 0 V and -0.6 V. Lower panel: AFM images of the ALD-grown Al2O3 of 
sample 1 and sample 2. 
FIG. 2. (Color online) (a) ns-Vg plots of sample 1 and sample 2. Arrows indicate the gate sweep direction. 
Inset shows an equivalent capacitance circuit of the gated InSb QW. The symbol Cx denotes the 
capacitance per unit area. The calculation of Cox(sc) =εox(sc)ε0/dox(sc) (ε0 is vacuum permittivity) is based on 
the following parameters: dielectric constant ε (Al2O3:7; InSb:16.82; Al0.1In0.9Sb:16.34; Al0.2In0.8Sb:15.86) 
and thickness d in units of nm (Al2O3:40; InSb:10; Al0.1In0.9Sb:30; Al0.2In0.8Sb:20). The ns-Vg dependence 
of the capacitance circuit with Cit = 0 is indicated by the dashed line. (b) Vg dependence of EF-Ev calculated 
from the SP simulation. The open symbols are calculations for the data in Fig. 2(a) (downward sweep) and 
the solid one is for the data at Vp = -0.9V in Fig. 1(b). The dashed line is drawn to guide the eye. Inset 
shows the interface trap density Dit as a function of ܧF െ ܧതV obtained from our modified SP simulation. ܧതV 
is the average value of EF-Ev at neighbouring Vg.  
FIG. 3. (Color online) Hysteresis in the ns-Vg plot of sample 1 as a function of gate sweep direction and 
range. The solid (dashed) line denotes the upward (downward) sweep.  
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